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Abstract
The development of embedded and interlayer liquid cooling in
integrated circuits (ICs) using silicon microchannels has gained
interest in the recent years owing to the rise of on-chip heat
uses that aggravate thermal reliability issues of the emerging
3D stacked ICs. Further development of such devices and their
translation to commercial applications depend largely on the
availability of tools and methodologies that can enable the
“temperature-aware” design of liquid- cooled microprocessors
and 2D/3D multiprocessor systems-on-chip (MPSoCs). Re-
cently, two optimal design methods have been proposed for
liquid-cooled microchannel ICs: one to minimize on-chip tem-
perature gradients and the other, called GreenCool, to max-
imize energy efficiency in the coolant pumping effort. Both
these methods rely upon the concept of channel width mod-
ulation to modify the thermal behaviour of a microchannel
liquid-cooled heat sink. At the heart of both these methods
is a new semi-analytical mathematical model for heat transfer
in liquid-cooled ICs. Such a mathematical model enables the
application of gradient descent approaches, such as non-linear
programming, in the search for the most optimally performing
channel design in a huge multi-dimensional design space. In
this paper, we thoroughly quantify the impact and efficiency
of the semi-analytical model, combined with non-linear pro-
gramming, when compared against several numerical optimiza-
tion mechanisms. Our experimental evaluation shows that non-
linear programming, alongside the semi-analytical model, is up
to 23x faster than conventional randomized/heuristic design
approaches such as genetic algorithms and simulated annealing
using fully-numerical thermal models.
Categories and Subject Descriptors
1.10 [Three-Dimensional Electronics]:
Keywords
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1. Introduction
Demands for high-performance and energy-efficiency in com-
puting have encouraged research efforts in the development
of compact liquid-cooled thermal packages for integrated cir-
cuits. Specifically, liquid cooling using intertier microchannels
in stacked three-dimensional integrated circuits (3D ICs) has
garnered interest in the recent years [1, 2]. Liquid-cooling has
been chosen over air-cooling in high-performance thermal pack-
ages due to the superior thermal properties (thermal conduc-
tivities and heat capacities) of liquids compared to gases. Sil-
icon microchannels here are etched directly on the back-side
of individual IC dies before stacking them one over another
and finally hermetically sealing the entire package, as shown in
Fig. 1. Significant progress has been made in the development
and validation of such advanced thermal packages [3, 4].
Large-scale adoption of liquid-cooling technology in electron-
ics is only possible if design methodologies are in place that en-
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Figure 1: Stacked 3D IC with liquid cooling.
able an early-stage temperature-aware exploration of the design-
space and the optimization of various design parameters to pro-
vide a desired thermal response. Here, the term “temperature-
aware” design or exploration indicates the inclusion of temper-
ature or thermal response of the ICs as an important design
metric during the design-space exploration in addition to the
conventional metrics of electrical performance and energy con-
sumption [5]. Such thermal-management methodologies can
then be coupled with the existing vast pool of design-space ex-
ploration tools for performance enhancement and power man-
agement -such as floor planning, routing and DVFS (dynamic
voltage and frequency scaling)- to obtain a holistic design cy-
cle that realizes the full potential of this technology. Already,
efforts have been made towards this end with the proposal for
new compact thermal models for IC liquid cooling [6,7] specifi-
cally meant for early-stage design. In addition, various dynamic
thermal management schemes involving flow-rate control have
been proposed to improve the energy-efficiency of microchannel
liquid-cooling [8, 9].
However, there is one avenue of optimized design specific
to microchannel liquid-cooling that has not yet been fully ex-
plored but has the potential to open up various dimensions in
early-stage temperature-aware design space exploration: chan-
nel width modulation. Channel width modulation entails the
modification of the microchannel widths from inlet to outlet
in specific forms and patterns to influence the heat-removal
at different parts of the IC surface. The motivation for this
comes from the well-known dependence of the local heat trans-
fer coefficients on the aspect ratio of the microchannels [10].
By keeping the height of the microchannels- which is a func-
tion of the etching process during fabrication- constant, it is
possible then to vary the microchannel widths from inlet to
outlet to change the local aspect ratios (and hence the local
heat removal capability) along the channel. It has minimal
manufacturing overhead since it only involves using modulated
channel masks instead of straight channel masks during the
etching process. Using channel width modulation, thus, it is
possible to obtain any desirable thermal property of the heat
sink. [11] was the first attempt at using this concept to minimize
temperature hotspots on the chip. But the methodology pro-
posed here relies on heuristic metrics on increasing/decreasing
channel widths with respect to the positions of hotspots along
the channel and does not offer a robust solution to minimize a
particular design cost (for eg. temperature gradients) by taking
into account other design constraints (for eg. pressure-drops or
pumping power).
We present two state-of-the-art applications of performing ro-
bust design optimization using channel width modulation: Ap-
plication 1 [12] that minimizes on-chip temperature gradients
and Application 2 (GreenCool) [13] that minimizes pumping en-
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Figure 2: Heat transfer geometries: (a) Three-
dimensional view of the test microchannel structure
(b) Cross-sectional view of the test structure at a dis-
tance z from the inlet.
ergy for energy-efficient cooling with various design constraints.
At the heart of these two applications lies a semi-analytical
thermal model for heat transfer in liquid-cooled microchannels
that has a state-space representation is suitable for the imple-
mentation of non-linear programming and other gradient de-
scent methods for finding robust minimas in a design space.
In this paper, we will present a detailed study of these appli-
cations and demonstrate how the semi-analytical model and
gradient descent methods can provide better solutions for de-
sign optimizations using channel width modulation, compared
to purely numerical models and heuristic methods such as ge-
netic algorithms and simulated annealing. The contributions
of this paper are summarized below:
1. The semi-analytical model for heat transfer in liquid-cooled
microchannels for ICs will be briefly described.
2. Application 1 of the semi-analytical model, where on-chip
temperature gradients in a liquid-cooled IC is minimized,
will be described [12].
3. Studies on comparisons between the proposed method
with traditional heuristic design methods such as genetic
algorithms and simulated annealing will be presented.
4. Application 2 (GreenCool) of the semi-analytical model,
where pumping power for a liquid-cooled IC is minimized
for energy-efficient cooling, will be described [13].
2. A semi-analytical model for heat transfer
The basis of the semi-analytical model used in this study
is well-known analogy between heat transfer and electric cir-
cuits, that is already being used in thermal models such as
3D-ICE [6]. However, in the semi-analytical model, there is no
discretization along one dimension- i.e., along the dimensions
where the channels are laid out. Hence the model and all the
system variables along this dimension are continuous. To illus-
trate this, consider a single channel from a 3D IC with heat
being generated on both the top and the bottom surfaces (cor-
responding to the active dies of an IC) as shown in Fig. 2. The
semi-analytical model will be continuous along the z-direction
and discretized along the x- and y- directions. Hence all sys-
tem variables, such as temperatures on silicon surface T , heat
flow q and heat inputs qi, will be a series of functions along the
z-dimension (multiple such functions can be written for each
discretization point along the x- and y- directions).
By writing the equivalent electrical representation of heat
conduction, convection and advection along the channel, for a
small elemental section of this structure of size ∆z at a distance
z from the inlet (as shown in Fig. 3), the relationship between
the temperatures and heat flows can be derived. By writing all
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Figure 3: An infinitesimally small section of the test
structure at a distance z from the inlet.
system properties such as conductance gˆ and heat inputs qˆi as
per unit length parameters and taking the limit ∆z → 0, we
can obtain the following differential equations in the state-space
form:
d
dz
X(z) = F(X(z), wC(z), qˆi(z), TCin), (1)
where
X(z) =

T1(z)
T2(z)
q1(z)
q2(z)
 , qˆi(z) = [qˆi1(z)qˆi2(z)
]
. (2)
Here, F is the state-space function that defines the relationship
between the state variables X. wC(z) is the channel width ex-
pressed as a function of distance z, and TC,in is the constant
channel inlet temperature. The full derivation of this function
is beyond the scope of this paper. However, the following ob-
servations are made about this model:
1. The model is extremely compact with only 4 system vari-
ables (functions) for the temperatures and heat flow in a
two-die 3D IC per channel.
2. The accuracy of this model has been validated against nu-
merical models such as 3D-ICE, which in turn have been val-
idated against temperatures measurements from real liquid-
cooled ICs.
3. Closed form solutions to this model can be derived for spe-
cific cases, such as when the heat inputs on either die are
piece-wise constant functions along z, which is indeed the
case for any realistic IC architecture.
4. The model can be extended for multiple channels stacked
next to each other, to create a realistic IC die where an entire
2-dimensional area is cooled using multiple microchannels as
in Fig. 1.
5. Multiple channels can be combined under one“channel block”
by scaling the system properties accordingly in the semi-
analytical model to create extremely compact representation
of heat transfer in a 3D IC with liquid cooling.
The reader is referred to [12,13] for more details on the model.
In the ensuing sections, two major design applications of this
model will be presented in detail.
3. Application 1: Thermal gradient minimization
In this section, the first application of the semi-analytical
model will be presented: channel width modulation for the
minimization of on-chip temperature gradients in liquid-cooled
ICs [12].
One serious challenge that comes with liquid cooling of ICs is
the increased thermal gradient. Thermal gradients occur when
different parts of the IC are at different temperatures. These
(a) Uniform heat flux (b) UltraSPARC T1
Figure 4: Temperature distribution from a 14mm x
15mm two-die 3D IC with (a) uniform heat flux density
of 50W/cm2 and (b) the UltraSPARC T1 (Niagara-1)
chip architecture [14]- with nonuniform heat flux den-
sity ranging from 18W/cm2 to 100W/cm2. Direction of
the coolant flow is from the bottom to the top of the
figure.
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Figure 5: Junction temperature from inlet to outlet
(for the case of uniform input heat flux distribution) for
(a) an unmodulated channel (b) a modulated channel.
gradients cause uneven thermally induced stresses on differ-
ent parts of the IC, significantly undermining overall system
reliability and lifetime [15]. In the traditional air-cooled ICs,
thermal gradients mainly because of nonuniform heat flux dis-
tribution of a heterogenous IC with multiple cores and memory
blocks. Hotspot heat fluxes in these chips sometimes exceed
the surrounding average heat flux by an order of magnitude.
In liquid cooling, there is an additional component to increased
thermal gradient that can come to dominate the temperature
response of the IC: sensible heat absorption that occurs as the
coolant flows along the microchannels increases the chip tem-
perature from inlet to outlet. This second source of thermal
gradients affects chips with uniform and nonuniform heat flux
distributions alike as illustrated in Fig. 4. Fig. 5(a) illustrated
the various contributions of the junction temperature of the
chip from inlet to outlet. This illustration is for uniform in-
put heat flux, but can easily be extended to non-uniform cases
also. ∆Tcond is the temperature difference required for the con-
duction of heat in the silicon substrate from the junction to
the channel. ∆Tconv is the contribution from convective heat
transfer at the solid-liquid interface. Finally ∆Theat is the con-
tribution from the increasing sensible heat of the liquid from
inlet to outlet, which ultimately contributes to the temperature
gradient. One way to reduce its slope is to increase the flow
rate so that heat is carried away from the chip more quickly, but
this required additional pumping power. Another cost effective
way to accomplish it is using channel width modulation.
3.1 Channel width modulation
Channel width modulation is the process of modulating or
changing the width of a microchannel from inlet to outlet. This
is mainly done to modify the local cooling properties of the
microchannel. The motivation for channel width modulation
comes from the study of heat transfer coefficients in microchan-
nels. It is well known that for laminar flows in microchannels,
very high aspect ratios (large heights and small widths) have
higher heat transfer coefficients. Specifically, for fully developed
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Figure 6: Rconv as a function of the channel width for
a microchannel.
flows with isothermal channel perimeters, the nusselt number
is given by the following expression [16]:
Nu = 8.235 · (1− 2.0421r + 3.0853r2
− 2.4765r3 + 1.0578r4 − 0.1861r5)
(3)
, where r = wC/HC , ratio width to height ratio of the mi-
crochannel cross-section. For a 100µm tall channel, the con-
vective resistance as a function of the channel width according
to the above relationship is illustrated in Fig. 6.
Hence, it must be theoretically possible to find a modulated
channel channel width function wC(z) such that the resulting
local convective resistance Rconv(z), and in turn the convective
temperature drop Tconv(z), compensate for the temperature
gradients on a chip with any type of heat flux distribution as
illustrated in Fig. 5(b). That is, the goal of channel width mod-
ulation here is to achieve the flattest temperature distribution
possible for a chip by finding an appropriate function wC(z).
One advantage of channel width modulation is that it comes a
negligible manufacturing cost compared to other solutions, as
the same processes used for etching uniform channels can be
used to create modulated channels as well. On the other hand,
modulated channels could also increase resistance to flow and
hence pumping effort. While [11] provided a heuristic method
to perform channel modulation targeted at chip hotspots, a ro-
bust solution to such a complex challenge with trade-offs can
only be obtained by defining it as an optimization problem:
min
wC(z)
J =
∫ d
0
(
dT
dz
)2
dz, (4)
Subject to : 1. System equations (eg. Eq (1))
2. wC,min < wC(z) < wC,max,∀z
3. ∆P < ∆Pmax
where J is a cost function to be minimized that integrates the
temperature gradient in any selected or all junction surfaces of
the chip dT/dz. The gradient terms are squared in the integra-
tion to accumulate both the rise and the fall of temperatures
in the final cost function. The constraints 2. and 3. define the
maximum and minimum bounds for the channel width wC(z)
and the maximum allowable pressure drop across the channels.
There are different methods of solving the above optimization
problem which are discussed in the next subsection. The ex-
perimental results also demonstrate the efficacy of the semi-
analytical model (Eq(1)) for this purpose.
3.2 Experimental results
One straightforward way to solve the optimization problem
in Eq(4) is to do randomized or heuristic search of the entire
allowable design space using methods such as Genetic Algo-
rithms or Simulated Annealing [17]. However, such brute-force
methods normally take a long time especially for large problem
sizes with a large design space to scan. In addition, they do
not provide a guarantee of minima even when they converge.
In such scenarios where there are few local minima in the de-
sign space, gradient descent algorithms such as non-linear pro-
Table 1: Values of the system parameters
Parameter Definition value
kSi Silicon thermal conductivity 130 W/m · K
W Channel pitch 100µm
HSi Silicon slab height 50µm
HC Channel height 100µm
cv Coolant volumetric heat capac-
ity
4.17 · 106 J/m3 · K
V˙ Coolant volumetric flow rate 4.8 ml/min/channel
TC,in Coolant inlet temperature 300 K
∆Pmax Maximum pressure difference 6.5 · 105 Pa
wCmin Minimum channel width 10µm
wCmax Maximum channel width 50µm
TABLE I
VALUES OF THE SYSTEM PARAMETERS
Parameter Definition value
kSi Silicon thermal conductivity 130 W/m · K
W Channel pitch 100µm
HSi Silicon slab height 50µm
HC Channel height 100µm
cv Coolant volumetric heat capacity 4.17 · 106 J/m3 · K
V˙ Coolant volumetric flow rate 4.8 ml/min/channel
TC,in Coolant inlet temperature 300 K
 Pmax Maximum pressure difference 10 · 105 Pa
wCmin Minimum channel width 10µm
wCmax Maximum channel width 50µm
C. Solving The Optimal Control Problem
Once the problem statement in our optimal control design
has been formulated, as discussed in the preceding subsections,
we deploy the direct sequential solving method [17, 18] in
determining the optimal solution. We discretize the channel
width computation by enforcing piece-wise constant functions
on wC . However, the analytical state-space representation in
Eq (3) is still preserved and no discretization is applied on it
during the solving. There are various other solving methodolo-
gies available in the optimal control literature that can be used.
However, studying the trade-offs between different solving
techniques is beyond the scope of this work.
V. EXPERIMENTAL RESULTS
To quantify the effects of our proposed optimal channel
modulation technique, we apply it to various 3D IC structures
to minimize the thermal gradients. First, we present the results
from the single channel test structures shown in Fig. 2.
Then, we show the impact of channel modulation on the
thermal gradient of a 2-die 3D-MPSoC. In our evaluation,
we compare the optimally modulated channels for the cases
of using uniformly minimum and maximum possible channel
widths. The values of the parameters used in our experiments
are shown in Table I [2, 4]. It is important to note that our
used maximum channel width (wCmax = 50µm) is the most
common channel width used in previous works [3–5].
A. Thermal Gradient Analysis Using 3D IC Test Structures
The optimal channel modulation design is applied to the test
structure in Fig. 2 with two different heat flux distributions as
shown in Fig. 4. In Test A, Fig. 4(a), an input heat flux of
50 W/cm2 is applied to both the top and bottom surfaces
of the silicon. While in Test B, Fig. 4(b), the top and the
bottom silicon dies are divided into a group of segments,
such that in each seg ent, a random heat flux value in
the interval [50, 250] W/cm2 is applied, which is the range
of power densities typically used to model the non-uniform
heat dissipation of ICs in the literature [3]. Although Test B
(a) Test A: Uniform heat flux (b) Test B: Non-uniform heat flux
Fig. 4. Planar view of the heat flux distributions in the our case studies (used
range [0  250]W/cm2). The length of the strip is d = 1cm.
(a) Test A (b) Test B
Fig. 5. Temperature change from inlet to outlet for the two tests . Each plot
shows the change in temperature when using optimally-modulated, minimum
and maximum channel widths respectively.
(a) Test A (b) Test B
Fig. 6. Channel width profile as a function of distance from the inlet for the
two tests. The plots show the channel boundaries for optimally modulated,
maximum and minimum width cases.
(Fig. 4(b)) is not a realistic power map, we use this case to
illustrate the effectiveness and versatility of our proposal.
Temperature change in the silicon from the inlet to the outlet
for the cases of optimally modulated, uniformly maximum and
uniformly minimum channel widths for Tests A and B are
plotted in Fig. 5. Using both uniformly maximum and uni-
formly minimum channel widths result in very similar thermal
gradients (defined as the difference between the maximum and
minimum temperatures in the IC): 28oC in Test A and 72oC
in Test B. Together, the temperature distributions for these two
cases define the upper and lower bounds of all possible temper-
ature distributions than can be physically obtained using any
channel modulation scheme for a given heat flux distribution.
Hence, these figures show that the proposed technique achieves
the minimum possible temperature gradient in both tests. In
this case our proposed optimal design manages to reduce the
thermal gradient by 32% (19oC in Test A and 48oC in Test
B) even for these high-heat flux scenarios.
The channel width profiles from inlet to outlet for the
two tests are shown in Fig. 6. This figure shows that the
optimal channel width selection is a function of both the
distance from the inlet and the heat flux from the surrounding
silicon dies. In Test A, with uniform heat flux (Fig. 6(a)),
the channel width gradually decreases from the inlet to the
outlet, to compensate for the increasing coolant temperature
using increased heat transfer coefficients. On the other hand,
in Test B (Fig. 6(b)) the channel width has to be made
smaller in regions with higher heat fluxes than the immediate
surroundings (e.g., between 0.4cm and 0.5cm from the inlet,
as shown in Fig. 6(b)), in addition to the global trend of
decreasing channel widths.
B. Channel Modulation Applied to 3D-MPSoCs
In this experiment, we apply the proposed method to dif-
ferent liquid-cooled 3D-MPSoC architectures to demonstrate
(a) Uniform heat flux
TABLE I
VALUES OF THE SYSTEM PARAMETERS
Parameter Definition value
kSi Silicon thermal conductivity 130 W/m · K
W Channel pitch 100µm
HSi Silicon slab height 50µm
HC Channel height 100µm
cv Coolant volumetric heat capacity 4.17 · 106 J/m3 · K
V˙ Coolant volumetric flow rate 4.8 ml/min/channel
TC,in Coolant inlet temperature 300 K
 Pmax Maximum pressure difference 10 · 105 Pa
wCmin Minimum channel width 10µm
wCmax Maximum channel width 50µm
C. Solving The Optimal Control Problem
Once the problem statement in our optimal control design
has been formulated, as discussed in the preceding subsections,
we deploy the direct sequential solving method [17, 18] in
determining the optimal solution. We discretize the channel
width computation by enforcing piece-wise constant functions
on wC . However, the analytical state-space representation in
Eq (3) is still preserved and no discretization is applied on it
during the solving. There are various other solving methodolo-
gies available in the optimal control literature that can be used.
However, studying the trade-offs between different solving
techniques is beyond the scope of this work.
V. EXPERIMENTAL RESULTS
To quantify the effects of our proposed optimal channel
modulatio techniqu , we apply it to various 3D IC structures
to minimize the thermal gr dients. First, we present the res lts
fro the single channel test structures shown in Fig. 2.
Then, we how the impact of channel modulatio on the
thermal gradient of a 2-die 3D-MPSoC. In our evaluation,
we compare the optimally modulated channels for the cases
of using uniformly minimum and maximum possible channel
widths. The values of the parameters used in our experiments
are shown in Table I [2, 4]. It is important to note that our
used maximum channel width (wCmax = 50µm) is the most
common channel width used in previous works [3–5].
A. Thermal Gradient Analysis Using 3D IC Test Structures
The optimal channel modulation design is applied to the test
structure in Fig. 2 with two different heat flux distributions as
shown in Fig. 4. In Test A, Fig. 4(a), an input heat flux of
50 W/cm2 is applied to both the top and bottom surfaces
of the silicon. While in Test B, Fig. 4(b), the top and the
bottom silicon dies are divided into a group of segments,
such that in each seg nt, a random heat flux value in
the interval [50, 250] /c 2 is applied, hich is the range
of po er densities typically used to odel the non-unifor
t i i ti f I i t literat re [3]. lthough Test B
t : if r eat fl x (b) est : on-uniform heat flux
Fig. 4. Planar vie of the heat flux distributions in the our case studies (used
range [0 250] /c 2). The length of the strip is d 1c .
(a) Test A (b) Test B
Fig. 5. Temperature change from inlet to outlet for the two tests . Each plot
shows the change in temperature when using optimally-modulated, minimum
and maximum channel widths respectively.
(a) Test A (b) Test B
Fig. 6. Channel width profile as a function of distance from the inlet for the
two tests. The plots show the channel boundaries for optimally modulated,
maximum and minimum width cases.
(Fig. 4(b)) is not a realistic power map, we use this case to
illustrate the effectiveness and versatility of our proposal.
Temperature change in the silicon from the inlet to the outlet
for the cases of optimally modulated, uniformly maximum and
uniformly minimum channel widths for Tests A and B are
plotted in Fig. 5. Using both uniformly maximum and uni-
formly minimum channel widths result in very si ilar thermal
gradients (defined as the difference between the maximum and
minimum temperatures in th IC): 28oC in Test A and 72oC
in Test B. Together, th temperature distributions for these two
cases define the upper and lower boun s of all possible temper-
ature distributions than can be physically obtained using any
channel modulation scheme for a given heat flux distribution.
Hence, these figures show that the proposed technique achieves
the minimum possible temperature gradient in both tests. In
this case our proposed optimal design manages to reduce the
thermal gradient by 32% (19oC in Test A and 48oC in Test
B) even for these high-heat flux scenarios.
The channel width profiles from inlet to outlet for the
two tests are shown in Fig. 6. This figure shows that the
optimal channel width selection is a function of both the
distance from the inlet and the heat flux from the surrounding
silicon dies. In Test A, with uniform heat flux (Fig. 6(a)),
the channel width gradually decreases from the inlet to the
outlet, to compensate for the increasing coolant temperature
using increased heat transfer coefficients. On the other hand,
in Test B (Fig. 6(b)) the channel width has to be made
s aller in regions with higher heat fluxes than the immediate
surroundings (e.g., betwe n 0.4cm and 0.5cm from the inlet,
as shown in Fig. 6(b) , in ad ition to the global trend of
decreasing channel widths.
B. Channel Modulation Ap lied to 3D-MPSoCs
In this experiment, we ap ly the proposed method to dif-
ferent liquid-cooled 3D-MPSoC architectures to demonstrate
(b) Non-uniform heat flux
TABLE I
VALUES OF THE SYSTEM PARAMETERS
Parameter Definition value
kSi Silicon thermal conductivity 130 W/m · K
W Channel pitch 100µm
HSi Silicon slab height 50µm
HC Channel height 100µm
cv Coolant volumetric heat capacity 4.17 · 106 J/m3 · K
V˙ Coolant volum tric flow rate 4.8 ml/min/channel
TC,in Cool t inl t temperature 300 K
 Pmax Maximum pressure difference 0 5 Pa
wCmin Minimum channel width 10µm
wCmax Maximum channel width 50µm
C. Solving The Optimal Control Problem
Once the problem statement in our optimal control design
has been formul ted, as discussed in the preceding subsections,
we deploy the dir ct equential s lving eth d [17, 18] in
determini g the optimal olution. W discretize th channel
width computation by enforcing piece-wise constant functions
on wC . However, the analytical state-space representation in
Eq (3) is still preserved and no discretization is applied on it
during the solving. There are various other s lving methodolo-
gies available in the optim control liter ture that can be used.
However, studying th tra e- ffs b ween different solving
techniques is beyond the scope of this work.
V. EXPERIMENTAL RESULTS
To quantify the effects of our proposed optimal channel
modulation technique, we apply it to various 3D IC structures
to inimize the thermal gradients. First, we present the results
fro the singl channel test tructures shown in Fig. 2.
Then, we show impact of channel modula ion on the
thermal gradient of 2-die 3D-MPSoC. In our evaluation,
we co pare th optimally modulated cha nels for the cases
of using uniformly minimu and maximum possible channel
widths. The values of the parameters used in our experiments
are shown in Table I [2, 4]. It is important to note that our
used maximum channel width (wC ax = 50µm) is the most
common channel width used in previous works [3–5].
A. Thermal Gradient Analysis Using 3D IC Test Structures
The optimal channel modulation design is applied to the test
structure in Fig. 2 with two different heat flux distributions as
shown in Fig. 4. I T st A, Fig. 4(a), an input heat flux of
50 W/cm2 is applied to both the top and bottom surfaces
of the silicon. While in st , Fig. 4(b), the top and the
bott m silicon dies are i into a group of segments,
such that in each segme r ndo heat flux value in
the interval [50, 250] W/ lied, which is the range
of po er densities typic l odel the on-uniform
heat dissipation of ICs in the lit r t re [3]. Although Test B
(a) Test A: Uniform heat flux (b) Test B: Non-uniform heat flux
Fig. 4. Planar view of the heat flux distributions in the our case studies (used
range [0  250]W/cm2). The length of the strip is d = 1cm.
(a) Test A (b) Test B
Fig. 5. Temperature change from inlet to outlet for the two tests . Each plot
shows the change in temperature when using optimally-modulated, minimum
and maximum channel widths respectively.
(a) Test A (b) Test B
Fig. 6. Channel width profile as a function of distance from the inlet for the
two tests. The plots show the channel boundaries for optimally modulated,
maximum and minimum width cases.
(Fig. 4(b)) is not a realistic power map, we use this case to
illustrate the effectiveness and versatility of our proposal.
Temperature change in the silicon from the inlet to the outlet
for the cases of optimally modulated, uniformly maximum and
uniformly minimum channel widths for Tests A and B are
plotted in Fig. 5. Using both uniformly maximum and uni-
formly minimum channel widths result in very similar thermal
gradients (defined as the difference between the maximum and
inimu temperatures i the IC): 28oC in Test A nd 72oC
n Tes B. Together, the t mperatur distributions for these two
cases d fine the upper and lower bo ds of all possible temper-
ature distributions than can be physically obtained using any
channel modulation scheme for a given heat flux distribution.
Hence, these figures show that the proposed technique achieves
the minimum possible temperature gradient in both tests. In
this case our proposed optimal design manages to reduce the
thermal gradient by 32% (19oC in Test A and 48oC in Test
B) even for these high-heat flux scen rios.
The c annel width profil s fr m inlet to outlet for the
two tests are shown in Fig. 6. This figur shows that the
optimal channel width selection is a function of both the
distance from the inlet and the heat flux from the surrounding
silicon dies. In Test A, with uniform heat flux (Fig. 6(a)),
the channel width gradually decreases from the inlet to the
outlet, to comp nsate for the creasing coolant temperature
us g increased heat t ansfer coefficients. On t e other hand,
in Test B (Fig. 6(b)) the channel wid h has to be made
smaller in regions wit higher h at fluxes than the immediate
surroundings (e.g., between 0.4cm and 0.5cm from the inlet,
as shown in Fig. 6(b)), in addition to the global trend of
decreasing channel widths.
B. Channel Modulation Applied to 3D-MPSoCs
In this experiment, we apply the proposed method to dif-
ferent liquid-cooled 3D-MPSoC architectures to demonstrateFigure 7: Heat flux distributions for (a) Experiment 1
and (b) Experiment 2.
gramming [18] offer a much more attractive solution. This is
illustrated using the following two experiments. The structural
and material properties used in all the ensuing experiments are
tabulated in Table 1. All the experiments were performed on
an Intel Corei7 3.40GHz processor with 32 GB RAM running
Windows 7.
Experiment 1: In the first experiment we consider a simple
case of a single microchannel as shown in Fig. 2 of length d =
1cm. A uniform heat flux density of 50W/cm2 is applied to
both the top and the bottom junctions as shown in Fig. 7(a).
First the junction temperatures were simulated using uniform
minimum and maximum microchannel widths (wC,min = 10µm
and wC,max = 50µm) that would the lowest possible and the
highest possible convective resistance respectively. This would
give us the lower bound and upper bound of the temperature
distributions in the design space as shown in Fig. 8(a) using
red and black lines. The temperature profile of any modulated
channel with these constraints must lie within these bounds.
Next, the optimization problem in Eq(4) was solved using the
following three search algorithms:
1. Genetic Algorithm (GA), where starting from an initial guess
design variables are randomly changed in every“generation”.
After thermal simulations, the best possible alternative (i.e.
the one with the lowest cost function) is chosen as the search
moves forward.
2. Simulated Annealing (SA), where in every iteration the de-
sign variables are changed based on both the change in cost
function and also a predefined probability function, to find a
global minimum in the design space that may have multiple
local minima.
3. Gradient Descent Algorithm (GDA) using non-linear pro-
gramming applied directly to the cost function in Eq(4).
For 1. and 2., the genetic algorithm and bounded simulated
annealing packages in Matlab were used. For 3. the fmincon
non-linear programming-based optimization package in Matlab
was used [19]. In all the three cases a fully numerical thermal
model called 3D-ICE [6] was used to solve the heat transfer sys-
tem equations for each iteration during the design-space search.
The discretization along the direction of the coolant flow was
set to 10µm (which is more than sufficient for accuracy pur-
poses [6]) and the gradients dT/dz in Eq(4) were calculated
from the discrete temperature results of the simulations using
forward difference approximation. The resulting temperature
profiles and the channel width profiles from each of the three
methods are shown in Fig. 8(a) and 9(a) using various blue
lines. As can be seen, except the Genetic Algorithm, the the-
oretical minimum temperature gradient (the flattest possible
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Figure 8: Temperature change from inlet to outlet for
Experiments 1 and 2.
Table 2: CPU Execution times (min:sec) for Experi-
ments 1 and 2
Optimization Experiment 1 Experiment 2
Method
Genetic Algorithm 16:24 17:41
Simulated Annealing 14:48 14:36
Gradient Descent 00:53 00:46
temperature profile) was obtained in all cases. The execution
times for each algorithm are tabulated in Table 2. As can be
seen, the gradient descent method outperforms the other two
by up to 18X.
Experiment 2: The above experiment was repeated for the same
single microchannel strip, but with non-uniform heat fluxes.
For this, the strip was divided into 10 segments and in each
segment (in both the top and the bottom layers) a random
heat flux density in the interval [50 250]W/cm2 was applied as
shown in Fig. 7(b). Again, the temperature distributions using
uniformly minimum and uniformly maximum channel widths
are plotted using red and black lines in Fig. 8(b). These plots
give the lower and upper bounds to the temperature distribu-
tions during the search. The channel width modulation was
again performed using all the three algorithms (GA, SA and
GDA). The temperature distributions and channel width pro-
files are plotted in Fig. 8(b) and 9(b). As before, we see that
while the results show agreement, the execution time for the
gradient descent approach (Table 2) is up to 23X lower than
the other two methods.
The above experiments demonstrate that gradient descent
methods such as fmincon are significantly superior to ran-
domised or heuristic search algorithms for the purpose of chan-
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Figure 9: Channel width profile as a function of dis-
tance from the inlet for Experiments 1 and 2.
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Figure 10: Layout of the UltraSPARC T1 3D-MPSoC
used in Experiment 3.
nel width modulation.
Experiment 3: Owing to the extremely compact representa-
tion of the semi-analytical model compared to fully numer-
ical models like 3D-ICE, it is ideally suited for solving the
above optimization problem using a gradient descent approach.
To demonstrate this, in this experiment, we consider a realis-
tic two-die 3D IC with a single microchannel cavity between
them. For this we use the 90nm UltraSPARC T1 (Niagara-
1) multiprocessor system-on-chip (MPSoC) [14] architecture.
Fig. 10 shows the layout of the 3D MPSoC. The dies are of size
1 cm× 1.1 cm and the heat flux densities range from 8 W/cm2
to 64 W/cm2 in the two dies [8,14,20]. There are 100 channels
(with structural and material properties in Table. 1) in this
configuration. They are grouped into 16 blocks of channels in
the simulations. The gradient descent algorithm (GDA) using
fmincon was run using both the semi-analytical model and the
fully numerical 3D-ICE model as the underlying system model.
In both cases the channel width modulation using GDA achieves
a thermal gradient reduction of 31% (23oC to 16oC) compared
to uniform channels at peak heat dissipation of the MPSoC.
Thermal maps of the top-tier (Fig. 10 A) using uniformly min-
imum, maximum and optimally modulated channel widths are
plotted in Fig. 11 to illustrate the ameliorating effect the pro-
posed method has on the thermal gradients. The execution
times for GDA using the semi-analytical model and GDA us-
ing 3D-ICE are tabulated in Table 3. As can be seen using the
(a) Minimum (b) Optimal (c) Maximum
Figure 11: Thermal maps for Experiment 3 (Fig. 10)
top tier when minimum, maximum and optimally mod-
ulated channel widths are used.
Table 3: CPU Execution times for Experiment 3
Optimization CPU time
Method (hr:min:sec)
Gradient Design with semi-analytical 00:48:31
Gradient Design with 3D-ICE 21:50:45
compact semi-analytical model gives speed ups as high as 27X
compared to 3D-ICE in the search for the optimally modulated
channel profiles for a complete 3D IC. Thus, the efficacy of both
a gradient descent algorithm for solving the thermal gradient
minimization problem and the efficacy of the semi-analytical
model for this purpose have been demonstrated using these ex-
periments.
4. Application 2: Energy-efficient cooling
In this section, the second application of the semi-analytical
model will be presented: GreenCool-channel width modulation
and optimization for minimizing cooling power in liquid cooled
ICs [13].
A second challenge in the heat-removal and thermal pack-
aging in ICs is the maximization of energy-efficiency by min-
imising the energy spent on cooling devices. Liquid cooling
of electronics using microchannels has been advanced as pos-
sessing the potential to reduce convective resistances and im-
prove energy efficiency, especially in high-performance com-
puting installations and data centres [21]. However, for high-
performance multiprocessor system-on-chips with high heat flux
densities, coolant pumping power can be expensive especially
with stringent thermal design constraints. To address this is-
sue, we present another state-of-the-art application of chan-
nel width modulation and the semi-analytical model called the
GreenCool [13] aimed at the minimization of coolant pumping
power in liquid-cooled ICs.
This optimization problem begins, as before, with a cost func-
tion to minimize via channel width modulation, as follows:
min
wC(z),V˙
J = ∆P · V˙T . (5)
Subject to : 1. System equations Eq. (1)
2. wC,min < wC(z) < wC,max, ∀z
3. max(T) < Tmax
4. max(∆T) < ∆Tmax
Here, ∆P · V˙T is a measure of the pumping power where ∆P
is the vector of pressure drops in all channels of the IC and
V˙ is the vector of volumetric flow rates. As before the chan-
nel widths are bounded by the design constraints wC,min and
wC,max. In addition there are the maximum absolute tempera-
ture and maximum temperature gradient constraints specified
by the design Tmax and ∆Tmax (here, temperature gradient is
defined the as the difference between the maximum and mini-
mum temperatures in the IC). The pressure drop for each chan-
nel can be calculated using the Darcy-Weisbach equation:
∆P =
∫ d
0
8µV˙
(HC + wC(z))
2
(HC · wC(z))3 dz, (6)
where µ is the dynamic viscosity and HC is the channel height.
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Table 4: Design constraints used in the GreenCool ex-
periment
Symbol Constraint Value
Tmax Peak temperature constraint 60
oC
∆Tmax Peak temperature gradient constraint 12
oC
wC,min Minimum channel width 30µm
wC,max Maximum channel width 80µm
The above optimization problem can be solved using the gradi-
ent descent algorithm fmincon with the semi-analytical model
to obtain the optimal modulated channels for an IC that min-
imises cooling power while respecting the various thermal con-
straints of the design. This is demonstrated in the next subsec-
tion with experiments using the example of a realistic liquid-
cooled IC.
4.1 Experimental results
In our experiments, we used a two-die 16-core 3D MPSoC
with a DRAM-on-multicore architecture and a microchannel
cavity in between. All the processing cores and caches in this
3D MPSoCs are on a logic layer, and the DRAM layer is stacked
below it. TSVs vertically connect the logic and DRAM layers.
The core layer architecture is based on the AMD Magny-Cours
processors as in [22] as shown in Fig. 12. The processor is
manufactured using 45nm technology and has a total die area
of 376mm2. The structural and the material properties of the
microchannels used in these experiments were the same as those
tabulated in Table 1
Extensive architectural exploration was performed to evalu-
ate both electrical performance and power analysis. Various
types of architectures were studies: with/without L2 caches;
single-, 4-way and 8-way parallel TSV buses connecting the
two layers. For each case, the peak performance heat flux den-
sities were recorded. Next this data was fed into the Green-
Cool optimization problem (Eq(5)) to minimize cooling power
via channel width modulation using the gradient descent al-
gorithm fmincon and the semi-analytical model. This was
repeated for each test case in the architectural design space.
The design constraints used in these extensive experiments are
tabulated in Table 4.
Studies from our experiments showed that performing chan-
nel width modulation results in pumping power savings up to
98% compared to the case with uniform minimum width or uni-
form maximum width channels. To further motivate the need
for channel width modulation for this application, two different
types of optimization problems were solved for each architec-
tural test case:
1. Optimal modulated channel widths were computed for
pumping power minimization according to Eq(5), as de-
scribed above (designated as GreenCool with modula-
tion).
2. Alternatively, optimal uniform channel widths were com-
puted (i.e. channel widths no longer comprise a vector
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Figure 13: 3D MPSoC energy efficiency for GreenCool
with and without modulation. Here, ”Mod” indicates
that channels have been optimally modulated.
mathematical functions of distance from the inlet wC(z),
but are a vector of simple numbers wC) according to
Eq(5) (designated as GreenCool without modulation).
For each test case the savings in pumping power and im-
provement in energy efficiency was compared between Green-
Cool with modulation and GreenCool without modulation. To
quantify and better visualize the energy efficiency in these ex-
periments, we use a metric called the power usage effectiveness
(PUE), which is a metric often used for quantifying the effi-
ciency of data centers. In this work, we define PUE as follows:
PUE =
3D MPSoC total power (computation+cooling)
3D MPSoC computational power
. (7)
The closer PUE is to 1, the lesser the relative power spent
on cooling, and hence, the more efficient the system. The en-
ergy efficiency in each case is visualised using the scatter plot
in Fig. 13. Here the total power consumption (computational
+ cooling) is plotted against the computational power of the
3D MPSoC for the various experiments. Hence, the line x=y
in this plot represents the case where PUE=1 (ideal energy
efficiency). The power values are normalised to the power con-
sumption of the most power intensive architecture encountered
during the initial architectural exploration (corresponding to a
heat flux density of 125W/cm2). The red data points repre-
sent the results from using GreenCool without modulation for
various architectures and the connected blue data points rep-
resent the corresponding results from GreenCool with channel
width modulation. As can be seen from these results, in each
case, GreenCool with channel width modulation gives better
energy efficiency with smaller pumping power when compared
to GreenCool without modulation. In fact, the energy savings
were up to 35% without modulation and 6% on an average for
all cases combined. These experiments demonstrate the need
for channel width modulation in the maximisation of energy-
efficiency in high-performance liquid-cooled ICs. Furthermore,
they also underline the importance of the proposed modeling
and optimization methods in such design-space explorations.
Detailed analyses of these results can be found in [13].
5. Conclusions
In this paper, we presented a semi-analytical model for mi-
crochannel liquid-cooled ICs. The semi-analytical model pro-
vides an extremely compact state-space representation of the
heat-removal process in a liquid-cooled ICs. Two different ap-
plications of this semi-analytical model, involving channel width
modulation, in the “temperature-aware” design of liquid-cooled
ICs has been presented. The first application minimizes on-chip
thermal gradients using gradient descent algorithm and non-
linear programming. Experiments were performed to show that
gradient descent methods outperform randomised or heuristic
design-space exploration methods such as genetic algorithms
and simulated annealing by a factor of 23X. Furthermore, the
semi-analytical model was shown to have a better performance
compared to the conventional fully numerical thermal models
with speed ups as high as 27X. The second application (Green-
Cool) minimizes coolant pumping power for high-performance
liquid-cooled ICs and multiprocessor system-on-chips (MPSoCs)
using gradient descent methods and the semi-analytical model.
Power savings as high as 98% were obtained using the Green-
Cool applications. Experiments were also performed to demon-
strate that GreenCool with channel modulation provides up
to 35% more power savings compared to GreenCool without
channel modulation, demonstrating the need for channel width
modulation and the efficacy of the semi-analytical model in de-
sign optimization. The unique properties of the semi-analytical
model may in the future give rise to other design appellations
for liquid-cooled ICs.
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